Datasheet4U Logo Datasheet4U.com

74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

74S112 Description

DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S1.
This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

📥 Download Datasheet

Preview of 74S112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
74S112
Manufacturer
Fairchild Semiconductor
File Size
42.41 KB
Datasheet
74S112-FairchildSemiconductor.pdf
Description
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

📁 Related Datasheet

  • 74S10 - STTL type three 3-input NAND gate (TW)
  • 74S133 - 13-Input NAND Gate (SYC)
  • 74S134 - 12-INPUT POSITIVE-NAND GATES (Fairchild)
  • 74S135 - Quad Exclusive OR/NOR Gate (Fairchild)
  • 74S15 - STTL type three 3-input AND gate (TW)
  • 74S161 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • 74S163 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • 74S189 - 64-Bit Bipolar Scratch Pad Memory (Signetics)

📌 All Tags

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop Fairchild Semiconductor
Fairchild Semiconductor 74S112-like datasheet