Datasheet4U Logo Datasheet4U.com

DM74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

DM74S112 Description

DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S1.
This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

📥 Download Datasheet

Preview of DM74S112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
DM74S112
Manufacturer
Fairchild Semiconductor
File Size
42.46 KB
Datasheet
DM74S112-FairchildSemiconductor.pdf
Description
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

📁 Related Datasheet

  • DM74S132 - Quad 2-Input Schmitt Trigger NAND Gate (National Semiconductor)
  • DM74S157 - QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS (National Semiconductor)
  • DM74S158 - QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS (National Semiconductor)
  • DM74S161 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • DM74S163 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • DM74S181 - ARITHMETIC LOGIC UNIT/FUNCTION GENERATORS (National Semiconductor)
  • DM74S182 - LOOK - AHEAD CARRY GENERATORS (National Semiconductor)
  • DM74S188 - (32 x 8) 256-BIT TTL PROM (National Semiconductor)

📌 All Tags

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop Fairchild Semiconductor
Fairchild Semiconductor DM74S112-like datasheet