56F8023 - 16-bit Digital Signal Controllers
of Change Initial public release.
* In Table 10-4, added an entry for flash data retention with less than 100 program/erase cycles (minimum 20 years).
* In Table 10-6, changed the device clock speed in STOP mode from 8MHz to 4MHz.
* In Table 10-12, changed the typical relaxat
