Table Symbol Description Type Comments SA Synchronous Address Inputs Input * R Synchronous Read Input Active Low W Synchronous Write Input Active Low BWn Synchronous Byte Writes Input Active Low K Input Clock Input Active High K Input Clock Input Active Low Dn Synchronou
.GS82582DT39GE Features
* For use with GSI FPGA-based Controller IP
* 3.0 Clock Latency
* Simultaneous Read and Write SigmaQuad™ Interface
* JEDEC-standard pinout and package
* Dual Double Data Rate interface
* Byte Write controls sampled at data-in time
* Burst of 4
GS82582DT21GE-675S-GSITechnology.pdf
Datasheet Details
GS82582DT39GE, GS82582DT21GE-675S
GSI Technology
301.67 KB
288mb sigmaquad-ii+ sram.
This datasheet PDF includes multiple part numbers: GS82582DT39GE, GS82582DT21GE-675S.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
📌 All Tags
