Datasheet4U Logo Datasheet4U.com

HD74HC77 - 4-bit Bistable Latch

Datasheet Summary

Description

The HD74HC77 is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units.

Features

  • High Speed Operation: tpd (D to Q) = 12 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C) Function Table Inputs D L H X G H H L Output Q L H No change HD74HC77 Pin Arrangement 1D 1 2D 2 Enable3-4 3 VCC 4 3D 5 4D 6 NC 7 D D Q G G Q Q D G D G Q 14 1Q 13 2Q 12 Enable1-2 11 GND 10 NC 9 3Q 8 4Q (Top.

📥 Download Datasheet

Datasheet preview – HD74HC77

Datasheet Details

Part number HD74HC77
Manufacturer Hitachi Semiconductor
File Size 48.25 KB
Description 4-bit Bistable Latch
Datasheet download datasheet HD74HC77 Datasheet
Additional preview pages of the HD74HC77 datasheet.

📁 Similar Datasheet

  • HD74HC77 - 4-bit Bistable Latch (Renesas)
  • HD74HC73 - Dual J-K Flip-Flops (Renesas)
  • HD74HC74 - Dual D-type Flip-Flops (Renesas)
  • HD74HC75 - Quad. Bistable Latches (Renesas)
  • HD74HC76 - Dual J-K Flip-Flops (Renesas)
  • HD74HC78 - Dual J-K Flip-Flops (Renesas)
  • HD74HC00 - Quad. 2-input NAND Gates (Renesas)
  • HD74HC01 - Quad. 2-input NAND Gates (Renesas)
  • HD74HC02 - Quad. 2-input NOR Gates (Renesas)
  • HD74HC04 - Hex Inverters (Renesas)
Other Datasheets by Hitachi Semiconductor
  • HD74HC73 - Dual J-K Flip-Flops (with Clear)
  • HD74HC74 - Dual D-type Flip-Flops (with Preset and Clear)
  • HD74HC75 - Quad. Bistable Latches
  • HD74HC76 - Dual J-K Flip-Flops (with Preset and Clear)
  • HD74HC78 - Dual J-K Flip-Flops (with Preset/ Common Clear and Common Clock)
  • HD74HC00 - Quad. 2-input NAND Gates
  • HD74HC01 - Quad. 2-input NAND Gates
  • HD74HC02 - Quad. 2-input NOR Gates

Full PDF Text Transcription

Click to expand full text
HD74HC77 4-bit Bistable Latch Description The HD74HC77 is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.
Published: |