HD74SSTV16857 Datasheet - Hitachi Semiconductor

1:1 14-bit SSTL-2 Registered Buffer

HD74SSTV16857 Features

* Supports LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input

* Differential SSTL_2 (Stub series terminated logic) CLK signal

* Flow through architecture optimizes PCB layout

* Package type Package type TSSOP-48 pin TVSOP-48 pin Package code TTP-48DB TT

HD74SSTV16857 General Description

The HD74SSTV16857 is a 14-bit registered buffer designed for 2.3 V to 2.7 V Vcc operation and LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input. Data flow from D to Q is controlled by differential clock pins (CLK, CLK) and the RESET. Data is triggered on the positive edge of the posi.

HD74SSTV16857 Datasheet (154.31 KB)

HD74SSTV16857 Datasheet Preview — Preview of HD74SSTV16857 PDF

Datasheet Details

Part number:

HD74SSTV16857

Manufacturer:

Hitachi Semiconductor

File Size:

154.31 KB

Description:

1:1 14-bit sstl-2 registered buffer.

📁 Related Datasheet

HD74SSTV16857 1:1 14-bit SSTL_2 Registered Buffer (Renesas)

HD74SSTV16857A 1:1 14-bit SSTL_2 Registered Buffer (Renesas)

HD74SSTV16857B 1:1 14-bit SSTL_2 Registered Buffer (Renesas)

HD7400 TTL HD74/HD74S Series (Renesas Technology)

HD7404 TTL Hex Inverters (Renesas Technology)

HD7407 TTL HD74 / HD74S Series (Hitachi)

HD74161 HD74 gates (Hitachi)

HD7460 TTL (Renesas)

HD74AC00 Quad 2-Input NAND Gate (Hitachi Semiconductor)

HD74AC00 Quad 2-Input NAND Gate (Renesas)

TAGS

HD74SSTV16857 14-bit SSTL-2 Registered Buffer Hitachi Semiconductor

Image Gallery

HD74SSTV16857 Features

HD74SSTV16857 General Description

Datasheet Details

File Size:

Description:

HD74SSTV16857 Distributor