H5DU6462CTR Datasheet (Hynix Semiconductor)

H5DU6462CTR, 64Mb DDR SDRAM

and is subject to change without notice.

Hynix Semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Rev.

1.0 /July.

2008 1 Release H5DU6462CTR Series Revision History Revision No.

0.1 First version 1.

Correct 1-1.

tCK (max @E3, K2, K3) : 12

H5DU6462CTR Features

* VDD, VDDQ = 2.3V min ~ 2.7V max (Typical 2.5V Operation +/- 0.2V for DDR266, 333 and 400) All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectiona