* VDD/VDDQ = 2.5 ~ 2.7V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data s
HY5DU56422BT-D4 Datasheet (250.38 KB)
HY5DU56422BT-D4
Hynix Semiconductor
250.38 KB
(hy5du56x22bt-d4x) 256m-p ddr sdram.
www.DataSheet4U.com
HY5DU56422BT-D4/D43 HY5DU56822BT-D4/D43
256M-P DDR SDRAM
HY5DU56422BT-D4/D43 HY5DU56822BT-D4/D43
This document is a general pro.
📁 Related Datasheet
HY5DU56422BT-D43 (HY5DU56x22BT-D4x) 256M-P DDR SDRAM (Hynix Semiconductor)
HY5DU56422AT (HY5DU56xx22A(L)T) 256M-S DDR SDRAM (Hynix Semiconductor)
HY5DU56422CF (HY5DU56xxxC(L)F) 256M DDR SDRAM (Hynix Semiconductor)
HY5DU56422CT (HY5DU56xx22CT) 256M-P DDR SDRAM (Hynix Semiconductor)
HY5DU56422DT (HY5DU56xx22DT) 256Mb DDR SDRAM (Hynix Semiconductor)
HY5DU56422DTP (HY5DU56x22DTP) 256M DDR SDRAM (Hynix Semiconductor)
HY5DU56422LT (HY5DU56xx22A(L)T) 256M-S DDR SDRAM (Hynix Semiconductor)
HY5DU56422LT (HY5DU56xx22DT) 256Mb DDR SDRAM (Hynix Semiconductor)
HY5DU56422LTP (HY5DU56x22DTP) 256M DDR SDRAM (Hynix Semiconductor)
HY5DU56422T (HY5DU56xxx(L)T) 2nd 256M DDR SDRAM (Hynix Semiconductor)
