HY5S2B6DLF-BE - 4Banks x 2M x 16bits Synchronous DRAM

Hynix Semiconductor

Datasheet Details

Part number	HY5S2B6DLF-BE
Manufacturer	Hynix Semiconductor
File Size	791.81 KB
Description	4Banks x 2M x 16bits Synchronous DRAM
Datasheet	HY5S2B6DLF-BE_HynixSemiconductor.pdf

and is subject to change without notice.

Standard SDR Protocol Internal 4bank operation.
Voltage : VDD = 1.8V, VDDQ = 1.8V.
LVCMOS compatible I/O Interface.
Low Voltage interface to reduce I/O power.
Low Power Features - PASR(Partial Array Self Refresh) - Auto TCSR (Temperature Compensated Self Refresh) - DS (Drive Strength) - Deep Power Down Mode.
Programmable CAS latency of 1, 2 or 3 Pakage Type : 54Ball FBGA - HY5S2B6DLF : Lead - HY5S2B6DLFP : Lead Free.

📁 HY5S2B6DLF-BE Similar Datasheet

Other Datasheets by Hynix Semiconductor

Published: Mar 2, 2011 |