Datasheet4U Logo Datasheet4U.com

MK2302S-01 - Multiplier and Zero Delay Buffer

General Description

The MK2302S-01is a high performance Zero Delay Buffer (ZDB) which integrates ICS’ proprietary analog/digital Phase Locked Loop (PLL) techniques.

The chip is part of ICS’ ClockBlocksTM family and was designed as a performance upgrade to meet today’s higher speed and lower voltage requirements.

Key Features

  • 8 pin SOIC package Low input to output skew of 250ps max Absolute jitter ± 500ps Propagation Delay ± 350ps Ability to choose between different multipliers from 0.5X to 16X Output clock frequency up to 133 MHz at 3.3V Can recover degraded input clock duty cycle Output clock duty cycle of 45/55 Full CMOS clock swings with 25mA drive capability at TTL levels Advanced, low power CM.

📥 Download Datasheet

Datasheet Details

Part number MK2302S-01
Manufacturer ICS
File Size 185.01 KB
Description Multiplier and Zero Delay Buffer
Datasheet download datasheet MK2302S-01 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com MK2302S-01 Multiplier and Zero Delay Buffer Features • • • • • • • • • • • • 8 pin SOIC package Low input to output skew of 250ps max Absolute jitter ± 500ps Propagation Delay ± 350ps Ability to choose between different multipliers from 0.5X to 16X Output clock frequency up to 133 MHz at 3.3V Can recover degraded input clock duty cycle Output clock duty cycle of 45/55 Full CMOS clock swings with 25mA drive capability at TTL levels Advanced, low power CMOS process Operating voltage of 3.3V or 5V Industrial temperature version available Description The MK2302S-01is a high performance Zero Delay Buffer (ZDB) which integrates ICS’ proprietary analog/digital Phase Locked Loop (PLL) techniques.