ICS93705 Datasheet - Integrated Circuit Systems

ICS93705, DDR Phase Lock Loop Zero Delay Clock Buffer

Integrated Circuit Systems, Inc.ICS93705 DDR Phase Lock Loop Zero Delay Clock Buffer Recommended Application: DDR Zero Delay Clock Buffer Product D.
Features:. Low skew, low jitter PLL clock driver. I2C for functional and output control. Feedback pins for input to output.

datasheet Preview Page 1 from Datasheet4u.com

ICS93705_IntegratedCircuitSystems.pdf

ICS93705 Datasheet Preview — Preview of ICS93705 PDF

Datasheet Details

Part number:

ICS93705

Manufacturer:

Integrated Circuit Systems

File Size:

65.85 KB

Description:

DDR Phase Lock Loop Zero Delay Clock Buffer

Features

* Low skew, low jitter PLL clock driver
* I2C for functional and output control
* Feedback pins for input to output synchronization
* Spread Spectrum tolerant inputs
* 3.3V tolerant CLK_INT input Switching Characteristics:
* PEAK - PEAK jitter (66MHz)

ICS93705 Distributors

📁 Related Datasheet

ICS932S203 ICS932S208 ICS932S421B ICS932S801 ICS932S805C ICS9341

📌 All Tags

ICS93705 DDR Phase Lock Loop Zero Delay Clock Buffer Integrated Circuit Systems

Integrated Circuit Systems ICS93705-like datasheet