Datasheet4U.com

ICS93732 - Low Cost DDR Phase Lock Loop Zero Delay Buffer

Product Overview

Integrated Circuit Systems

📥 Download Datasheet

ICS93732 Low Cost DDR Phase Lock Loop Zero Delay Buffer by Integrated Circuit Systems - Datasheet Preview — Datasheet preview – ICS93732

Datasheet Details

Part number	ICS93732
Manufacturer	Integrated Circuit Systems
File Size	475.15 KB
Description	Low Cost DDR Phase Lock Loop Zero Delay Buffer
Datasheet	ICS93732 Datasheet
Additional preview pages of the ICS93732 datasheet.

Product details

Features

Low skew, low jitter PLL clock driver.
Max frequency supported = 266MHz (DDR 533).
I2C for functional and output control.
Feedback pins for input to output synchronization.
Spread Spectrum tolerant inputs.
3.3V tolerant CLK_INT input Switching Characteristics:.
CYCLE - CYCLE jitter (66MHz): 100MHz): 200MHz):.

📁 Similar Datasheet

ICS932S203 - Frequency Generator (IDT)
ICS932S208 - Programmable Timing Control Hub (IDT)
ICS932S421B - PCIe Gen2 and QPI Clock (IDT)
ICS932S801 - K8 Clock Chip (ICS)
ICS932S805C - K8 Clock Chip (IDT)
ICS9341 - 133MHz Clock Generator and Integrated Buffer (Renesas)
ICS90C64 - Dual Video/Memory Clock Generator (Western Digital)
ICS9112-26 - Low Skew Output Buffer (Renesas)

Other Datasheets by Integrated Circuit Systems

ICS93701 - DDR Phase Lock Loop Clock Driver
ICS93705 - DDR Phase Lock Loop Zero Delay Clock Buffer
ICS93716YF-T - Low Cost DDR Phase Lock Loop Clock Driver
ICS93716YG-T - Low Cost DDR Phase Lock Loop Clock Driver
ICS932S200 - Frequency Timing Generator
ICS932S202 - Frequency Timing Generator

Published: Mar 18, 2015 |