IS61DDPB22M18A1 Datasheet, Sram, Integrated Silicon Solution

IS61DDPB22M18A1 Features

• Sram DESCRIPTION
• 1Mx36 and 2Mx18 configuration available.
• On-chip Delay-Locked Loop (DLL) for wide data valid window.
• Common I/O read and write ports.

PDF File Details

Part number:

IS61DDPB22M18A1

Manufacturer:

Integrated Silicon Solution

File Size:

509.19kb

Download:

📄 Datasheet

Description:

36mb ddr-iip(burst 2) cio synchronous sram.

1Mx36 and 2Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data valid window.

C

IS61DDPB22M18A1 Application

• Applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significan

TAGS

IS61DDPB22M18A1

Integrated Silicon Solution

📁 Related Datasheet

IS61DDPB22M18A - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB22M18A/A1/A2 IS61DDPB21M36A/A1/A2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY .

IS61DDPB22M18A2 - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB22M18A/A1/A2 IS61DDPB21M36A/A1/A2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY .

IS61DDPB22M18B - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB22M18B/B1/B2 IS61DDPB21M36B/B1/B2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) SEPTEMBER 2014 FEATURES .

IS61DDPB22M18B1 - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB22M18B/B1/B2 IS61DDPB21M36B/B1/B2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) SEPTEMBER 2014 FEATURES .

IS61DDPB22M18B2 - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB22M18B/B1/B2 IS61DDPB21M36B/B1/B2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) SEPTEMBER 2014 FEATURES .

IS61DDPB22M36 - DDR-IIP (Burst of 2) CIO Synchronous SRAMs (Integrated Silicon Solution)
72 Mb (2M x 36 & 4M x 18) DDR-IIP (Burs. t of 2) CIO Synchronous SRAMs (2.5 Cycle Read Latency) Advanced Information May 2009 Features • 2M x 36 or.

IS61DDPB22M36A - 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB24M18A/A1/A2 IS61DDPB22M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY .

IS61DDPB22M36A1 - 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB24M18A/A1/A2 IS61DDPB22M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY .

IS61DDPB22M36A2 - 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB24M18A/A1/A2 IS61DDPB22M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY .

IS61DDPB22M36B - 72Mb DDR-IIP CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDPB24M18B/B1/B2 IS61DDPB22M36B/B1/B2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) DECEMBER 2015 FEATURES D.