IS61DDPB44M18A Datasheet - Integrated Silicon Solution

72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM

IS61DDPB44M18A General Description

* 2Mx36 and 4Mx18 configuration available. * On-chip Delay-Locked Loop (DLL) for wide data valid window. * Common I/O read and write ports. * Synchronous pipeline read with self-timed late write operation. * Double Data Rate (DDR) interface for read and write input ports. * .

IS61DDPB44M18A Datasheet (528.87 KB)

IS61DDPB44M18A Datasheet Preview — Preview of IS61DDPB44M18A PDF

Datasheet Details

Part number:

IS61DDPB44M18A

Manufacturer:

Integrated Silicon Solution

File Size:

528.87 KB

Description:

72mb ddr-iip(burst 4) cio synchronous sram.
IS61DDPB44M18A/A1/A2 IS61DDPB42M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY .

📁 Related Datasheet

IS61DDPB44M18A1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB44M18A2 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB44M18B 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB44M18B1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB44M18B2 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB41M18A 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB41M18A1 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB41M18A2 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB41M36A 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB41M36A1 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

TAGS

IS61DDPB44M18A 72Mb DDR-IIPBurst CIO SYNCHRONOUS SRAM Integrated Silicon Solution

Image Gallery

IS61DDPB44M18A General Description

Datasheet Details

File Size:

Description:

IS61DDPB44M18A Distributor