IS61NLP102436A

36Mb STATE BUS SRAM

Integrated Silicon Solution

* 100 percent bus utilization

* No wait cycles between Read and Write

* Internal self-timed write cycle

* Individual Byte Write Control

* Single R/W (Read/Write) control pin

* Clock controlled, registered address, data and control

* Interleaved

IS61NLP102436A

Integrated Silicon Solution

168.59 KB

36mb state bus sram.

📁 Related Datasheet

IS61NLP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)

IS61NLP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NLP12818A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)

IS61NLP12832A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)

IS61NLP12836A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)

IS61NLP204818A 36Mb STATE BUS SRAM (Integrated Silicon Solution)

IS61NLP204836B PIPELINE (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)

IS61NLP25618A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)

IS61NLP25632 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)

IS61NLP25636 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)

TAGS

Image Gallery