* 100 percent bus utilization
* No wait cycles between Read and Write
* Internal self-timed write cycle
* Individual Byte Write Control
* Single R/W (Read/Write) control pin
* Clock controlled, registered address, data and control
* Interleave
IS61NLP204836B Datasheet (1.36 MB)
IS61NLP204836B
Integrated Silicon Solution
1.36 MB
Pipeline (no wait) state bus sram.
IS61NLP204836B/IS61NVP/NVVP204836B IS61NLP409618B/IS61NVP/NVVP409618B
2M x 36 and 4M x 18
JULY 2019
72Mb, PIPELINE 'NO WAIT' STATE BUS SRAM
FEATU.
📁 Related Datasheet
IS61NLP204818A 36Mb STATE BUS SRAM (Integrated Silicon Solution)
IS61NLP25618A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)
IS61NLP25632 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)
IS61NLP25636 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)
IS61NLP25636A 9Mb STATE BUS SRAM (ISSI)
IS61NLP25636B 9Mb STATE BUS SRAM (ISSI)
IS61NLP25636B 9Mb STATE BUS SRAM (ISSI)
IS61NLP25672 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)
IS61NLP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)
IS61NLP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)
