Datasheet4U Logo Datasheet4U.com

IDT72V291 CMOS FIFO memories

IDT72V291 Description

3.3 VOLT CMOS SuperSync FIFO™ 65,536 x 9 131,072 x 9 .EATURES: * * * * * www.DataSheet4U.com IDT72V281 IDT72.
The IDT72V281/72V291 are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls.

IDT72V291 Features

* GH in FWFT mode) temporarily and does not disturb the write pointer, programming method, existing timing mode or programma

IDT72V291 Applications

* that need to buffer large amounts of data. The input port is controlled by a Write Clock (WCLK) input and a Write Enable (WEN) input. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by a Read Clock (RCLK) input and Read Enable (REN) inpu

📥 Download Datasheet

Preview of IDT72V291 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • IDT72V293 - 3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO (Integrated Device Tech)
  • IDT72V295 - CMOS FIFO memories (Integrated Device Tech)
  • IDT72V2101 - CMOS FIFO memories (IDT)
  • IDT72V2103 - CMOS FIFO memories (IDT)
  • IDT72V211 - 3.3 VOLT CMOS SyncFIFO (Renesas)
  • IDT72V2111 - CMOS FIFO memories (IDT)
  • IDT72V2113 - CMOS FIFO memories (IDT)
  • IDT72V215 - 3.3 VOLT CMOS SyncFIFO (Renesas)

📌 All Tags

CMOS FIFO memories Integrated Device Technology
Integrated Device Technology IDT72V291-like datasheet