MachXO Datasheet, Fpga, Lattice

MachXO Features

• Fpga
• Non-volatile, Infinitely Reconfigurable
• Instant-on
    – powers up in microseconds
• Single chip, no external configuration memory required

PDF File Details

Part number:

MachXO

Manufacturer:

Lattice

File Size:

6.56MB

Download:

📄 Datasheet

Description:

Fpga.

MachXO Application

• Applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic

TAGS

MachXO

Lattice

📁 Related Datasheet

MachXO2 - FPGA (Lattice)
MachXO2™ Family Data Sheet DS1035 Version 3.3, March 2017 MachXO2 Family Data Sheet Introduction May 2016 Data Sheet DS1035 Features  Flexible Lo.

MachXO3 - FPGA (Lattice)
MachXO3 Family Data Sheet FPGA-DS-02032-2.4 February 2019 MachXO3 Family Data Sheet Contents Acronyms in This Document .

MACH1 - High-Performance EE CMOS Programmable Logic (Lattice)
MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES x x x x x x x x x x x x x High-performance electrically-erasable C.

MACH110-12 - High-Density EE CMOS Programmable Logic (Advanced Micro Devices)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-12 - High-Density EE CMOS Programmable Logic (Lattice)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-15 - High-Density EE CMOS Programmable Logic (Advanced Micro Devices)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-15 - High-Density EE CMOS Programmable Logic (Lattice)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic Lattice Semiconductor DISTINCTIVE CHARACTERISTICS .

MACH110-20 - High-Density EE CMOS Programmable Logic (Advanced Micro Devices)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-20 - High-Density EE CMOS Programmable Logic (Lattice)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic Lattice Semiconductor DISTINCTIVE CHARACTERISTICS .

MACH111 - High-Performance EE CMOS Programmable Logic (Lattice Semiconductor)
MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES x High-performance electrically-erasable CMOS PLD families x 32 to 128.