MachXO2 Datasheet, Fpga, Lattice

MachXO2 Features

• Fpga
• Flexible Logic Architecture
• Six devices with 256 to 6864 LUT4s and  18 to 334 I/Os
• Ultra Low Power Devices
• Advanced 65 nm low power process

PDF File Details

Part number:

MachXO2

Manufacturer:

Lattice

File Size:

8.23MB

Download:

📄 Datasheet

Description:

Fpga.

TAGS

MachXO2

Lattice

📁 Related Datasheet

MachXO - FPGA (Lattice)
MachXO Family Data Sheet DS1002 Version 03.0, June 2013 MachXO Family Data Sheet Introduction June 2013 Features  Non-volatile, Infinitely Reconfig.

MachXO3 - FPGA (Lattice)
MachXO3 Family Data Sheet FPGA-DS-02032-2.4 February 2019 MachXO3 Family Data Sheet Contents Acronyms in This Document .

MACH1 - High-Performance EE CMOS Programmable Logic (Lattice)
MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES x x x x x x x x x x x x x High-performance electrically-erasable C.

MACH110-12 - High-Density EE CMOS Programmable Logic (Advanced Micro Devices)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-12 - High-Density EE CMOS Programmable Logic (Lattice)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-15 - High-Density EE CMOS Programmable Logic (Advanced Micro Devices)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-15 - High-Density EE CMOS Programmable Logic (Lattice)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic Lattice Semiconductor DISTINCTIVE CHARACTERISTICS .

MACH110-20 - High-Density EE CMOS Programmable Logic (Advanced Micro Devices)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS s 44 Pins s 32 Macrocell.

MACH110-20 - High-Density EE CMOS Programmable Logic (Lattice)
FINAL COM’L: -12/15/20 IND: -14/18/24 MACH110-12/15/20 High-Density EE CMOS Programmable Logic Lattice Semiconductor DISTINCTIVE CHARACTERISTICS .

MACH111 - High-Performance EE CMOS Programmable Logic (Lattice Semiconductor)
MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES x High-performance electrically-erasable CMOS PLD families x 32 to 128.