M2V28S20ATP 128M Synchronous DRAM

Mitsubishi

Description

128M Synchronous DRAM Nov.'99 M2V28S20ATP -6,-6L,-7,-7L,-8,-8L M2V28S30ATP -6,-6L,-7,-7L,-8,-8L MITSUBISHI LSIs M2V28S40ATP -6,-6L,-7,-7L,-8,-8L SD.
M2V28S20ATP is organized as 4-bank x 8,388,608-word x 4-bit Synchronous DRAM with LVTTL interface and M2V28S30ATP is organized as 4-bank x 4,194,304-w.

📥 Download Datasheet

M2V28S20ATP Datasheet Preview — Preview of M2V28S20ATP PDF

Datasheet Specifications

Part number: M2V28S20ATP
Manufacturer: Mitsubishi
File Size: 626.92 KB
Datasheet: M2V28S20ATP_MitsubishiElectricSemiconductor.pdf
Description: 128M Synchronous DRAM

Features

* M2V28S20/30/40ATP ITEM tCLK tRAS tRCD tAC tRC Icc1 Clock Cycle Time Row to Column Delay Access Time from CLK Ref/Active Command Period Operation Current (Max. ) (Single Bank) (Max. ) (Min. ) (Min. ) (Min. ) (Max. ) (CL=3) (Min. ) V28S20 V28S30 V28S40 Icc6 Self Refresh Current -6 7.5ns 45ns 20ns 5.4ns 67.5n

M2V28S20ATP Distributors

📁 Related Datasheet

📌 All Tags

M2V28S20ATP 128M Synchronous DRAM Mitsubishi

Mitsubishi M2V28S20ATP-like datasheet