Datasheet4U Logo Datasheet4U.com

M2V28S20ATP Datasheet - Mitsubishi

M2V28S20ATP - 128M Synchronous DRAM

M2V28S20ATP is organized as 4-bank x 8,388,608-word x 4-bit Synchronous DRAM with LVTTL interface and M2V28S30ATP is organized as 4-bank x 4,194,304-word x 8-bit and M2V28S40ATP is organized as 4-bank x 2,097,152-word x 16-bit.

All inputs and outputs are referenced to the rising edge of CLK.

M2V28S2

M2V28S20ATP Features

* M2V28S20/30/40ATP ITEM tCLK tRAS tRCD tAC tRC Icc1 Clock Cycle Time Row to Column Delay Access Time from CLK Ref/Active Command Period Operation Current (Max.) (Single Bank) (Max.) (Min.) (Min.) (Min.) (Max.) (CL=3) (Min.) V28S20 V28S30 V28S40 Icc6 Self Refresh Current -6 7.5ns 45ns 20ns 5.4ns 67.5n

M2V28S20ATP_MitsubishiElectricSemiconductor.pdf

Preview of M2V28S20ATP PDF
M2V28S20ATP Datasheet Preview Page 2 M2V28S20ATP Datasheet Preview Page 3

Datasheet Details

Part number:

M2V28S20ATP

Manufacturer:

Mitsubishi

File Size:

626.92 KB

Description:

128m synchronous dram.

📁 Related Datasheet

📌 All Tags