Datasheet4U Logo Datasheet4U.com

M2V28S30TP 128M Synchronous DRAM

📥 Download Datasheet  Datasheet Preview Page 1

Description

128M Synchronous DRAM SDRAM (Rev.1.0E) Jun.'99 MITSUBISHI LSIs M2V28S20TP-6,-7,-8 M2V28S30TP-6,-7,-7L,-8,-8L M2V28S40TP-7,-7L,-8,-8L (4-BANK x 8,.
M2V28S20TP is organized as 4-bank x 8,388,608-word x 4-bit Synchronous DRAM with LVTTL interface and M2V28S30TP is organized as 4-bank x 4,194,304-wor.

📥 Download Datasheet

Preview of M2V28S30TP PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* M2V28S20/30/40TP ITEM tCLK tRAS tRCD tAC tRC Icc1 Clock Cycle Time Row to Column Delay Access Time from CLK Ref/Active Command Period Operation Current (Max. ) (Single Bank) (Max. ) (Min. ) (Min. ) (Min. ) (Max. ) (CL=3) (Min. ) V28S20 V28S30 V28S40 Icc6 Self Refresh Current -6 7.5ns 45ns 20ns 5.4ns 67.5ns

M2V28S30TP Distributors

📁 Related Datasheet

📌 All Tags

Mitsubishi M2V28S30TP-like datasheet