Datasheet4U Logo Datasheet4U.com

SN54LS165 - 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

Datasheet Summary

Description

The SN54/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry.

Parallel data enters when the PL signal is LOW.

Features

  • er shall indemnify and hold Motorola and its o.

📥 Download Datasheet

Datasheet preview – SN54LS165

Datasheet Details

Part number SN54LS165
Manufacturer Motorola Inc
File Size 207.48 KB
Description 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER
Datasheet download datasheet SN54LS165 Datasheet
Additional preview pages of the SN54LS165 datasheet.

📁 Similar Datasheet

  • SN54LS165A - Parallel-Load 8-Bit Shift Registers (Texas Instruments)
  • SN54LS160A - SYNCHRONOUS 4-BIT COUNTERS (Texas Instruments)
  • SN54LS161A - BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS (Motorola)
  • SN54LS161A - SYNCHRONOUS 4-BIT COUNTERS (Texas Instruments)
  • SN54LS162A - BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS (Motorola)
  • SN54LS162A - SYNCHRONOUS 4-BIT COUNTERS (Texas Instruments)
  • SN54LS163A - BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS (Motorola)
  • SN54LS163A - SYNCHRONOUS 4-BIT COUNTERS (Texas Instruments)
  • SN54LS164 - 8-Bit Parallel-Out Serial Shift Registers (Texas Instruments)
  • SN54LS166A - Parallel-Load 8-Bit Shift Registers (Texas Instruments)
Other Datasheets by Motorola Inc
  • SN54LS160A - BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS
  • SN54LS164 - SERIAL-IN PARALLEL-OUT SHIFT REGISTER
  • SN54LS166 - 8-BIT SHIFT REGISTERS
  • SN54LS168 - BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE
  • SN54LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
  • SN54LS109A - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
  • SN54LS11 - TRIPLE 3-INPUT AND GATE

Full PDF Text Transcription

Click to expand full text
8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER The SN54 / 74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable. SN54/74LS165 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER LOW POWER SCHOTTKY CONNECTION DIAGRAM DIP (TOP VIEW) VCC 16 CP2 15 P3 14 P2 13 P1 12 P0 11 DS 10 Q7 9 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
Published: |