* 2,097,152 words by 16 bits organization
* Fast access time: 60, 65, 75, 85 ns (MAX.)
* Fast page access time: 18, 25, 30 ns (MAX.)
* Byte data control: /LB (I/O0 to I/O7), /UB (I/O8 to I/O15)
* Low voltage operation: 2.7 to 3.1 V (-B60X, -B65X) 2.7 to 3.1 V
UPD4632312A-X Datasheet (373.08 KB)
UPD4632312A-X
NEC
373.08 KB
32m-bit cmos mobile specified ram 2m-word by 16-bit extended temperature operation.
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
µPD4632312A-X
32M-BIT CMOS MOBILE SPECIFIED RAM 2M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION
Descr.
📁 Related Datasheet
uPD46364092B 36M-BIT DDR II SRAM 2-WORD BURST OPERATION (Renesas)
uPD46364182B 36M-BIT DDR II SRAM 2-WORD BURST OPERATION (Renesas)
uPD46364185B 36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION (Renesas)
uPD46364362B 36M-BIT DDR II SRAM 2-WORD BURST OPERATION (Renesas)
uPD46364365B 36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION (Renesas)
uPD46365084B 36M-BIT QDR II SRAM 4-WORD BURST OPERATION (Renesas)
uPD46365092B 36M-BIT QDR II SRAM 2-WORD BURST OPERATION (Renesas)
uPD46365094B 36M-BIT QDR II SRAM 4-WORD BURST OPERATION (Renesas)
uPD46365182B 36M-BIT QDR II SRAM 2-WORD BURST OPERATION (Renesas)
uPD46365184B 36M-BIT QDR II SRAM 4-WORD BURST OPERATION (Renesas)
