* 4,194,304 words by 16 bits organization
* Fast access time: 65, 75 ns (MAX.)
* Fast page access time: 18, 25 ns (MAX.)
* Byte data control: /LB (I/O0 to I/O7), /UB (I/O8 to I/O15)
* Low voltage operation: 2.7 to 3.1 V (-B65X) 2.7 to 3.1 V (Chip), 1.65 to 2.1
UPD4664312-X Datasheet (353.93 KB)
UPD4664312-X
NEC
353.93 KB
64m-bit cmos mobile specified ram 4m-word by 16-bit extended temperature operation.
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
µPD4664312-X
64M-BIT CMOS MOBILE SPECIFIED RAM 4M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION
Descri.
📁 Related Datasheet
UPD46128512-X 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION (NEC)
UPD46128953-X 128M-BIT CMOS MOBILE SPECIFIED RAM 4M-WORD BY 32-BIT ADDRESS / DATA MULTIPLEXED EXTENDED TEMPERATURE OPERATION (NEC)
UPD4616112 16M-BIT CMOS MOBILE SPECIFIED RAM 1M-WORD BY 16-BIT (NEC)
UPD4616112-X 16M-BIT CMOS MOBILE SPECIFIED RAM 1M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION (NEC)
uPD46184095B 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION (Renesas)
uPD46184182B 18M-BIT DDR II SRAM 2-WORD BURST OPERATION (Renesas)
uPD46184184B 18M-BIT DDR II SRAM 4-WORD BURST OPERATION (Renesas)
uPD46184185B 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION (Renesas)
uPD46184362B 18M-BIT DDR II SRAM 2-WORD BURST OPERATION (Renesas)
uPD46185084B 18M-BIT QDR II SRAM 4-WORD BURST OPERATION (Renesas)
