Datasheet4U Logo Datasheet4U.com

74AHCT125 - Quad buffer/line driver

Datasheet Summary

Description

The 74AHC/AHCT125 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard No.

7A.

Features

  • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V.
  • Balanced propagation delays.
  • All inputs have Schmitt-trigger actions.
  • Inputs accepts voltages higher than VCC.
  • For AHC only: operates with CMOS input levels.
  • For AHCT only: operates with TTL input levels.
  • Specified from.
  • 40 to +85 and +125 °C.

📥 Download Datasheet

Datasheet preview – 74AHCT125

Datasheet Details

Part number 74AHCT125
Manufacturer NXP
File Size 78.87 KB
Description Quad buffer/line driver
Datasheet download datasheet 74AHCT125 Datasheet
Additional preview pages of the 74AHCT125 datasheet.

📁 Similar Datasheet

Other Datasheets by NXP
  • 74AHCT123A - Dual retriggerable monostable multivibrator
  • 74AHCT132 - Quad 2-input NAND Schmitt trigger
  • 74AHCT138 - 3-to-8 line decoder/demultiplexer
  • 74AHCT139 - Dual 2-to-4 line decoder/demultiplexer
  • 74AHCT14 - Hex inverting Schmitt trigger
  • 74AHCT157 - Quad 2-input multiplexer
  • 74AHCT164 - 8-bit serial-in/parallel-out shift register
  • 74AHCT1G00 - 2-input NAND gate

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET 74AHC125; 74AHCT125 Quad buffer/line driver; 3-state Product specification Supersedes data of 1999 Jan 11 File under Integrated Circuits, IC06 1999 Sep 27 Philips Semiconductors Product specification Quad buffer/line driver; 3-state FEATURES • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V • Balanced propagation delays • All inputs have Schmitt-trigger actions • Inputs accepts voltages higher than VCC • For AHC only: operates with CMOS input levels • For AHCT only: operates with TTL input levels • Specified from −40 to +85 and +125 °C. DESCRIPTION The 74AHC/AHCT125 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).
Published: |