Datasheet4U Logo Datasheet4U.com

74AUP1T57 Datasheet - NXP

74AUP1T57 Low-power Configurable Gate

The 74AUP1T57 provides low-power, low-voltage configurable logic gate functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter and buffer. All inputs can be connected to VCC or GND. This device ensures a ver.

74AUP1T57 Features

* s Wide supply voltage range from 2.3 V to 3.6 V s High noise immunity s ESD protection: x HBM JESD22-A114E Class 3A exceeds 5000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101C exceeds 1000 V s Low static power consumption; ICC = 1.5 µA (maximum) s Latch-up performance exceeds 100 mA per JESD

74AUP1T57 Datasheet (134.85 KB)

Preview of 74AUP1T57 PDF
74AUP1T57 Datasheet Preview Page 2 74AUP1T57 Datasheet Preview Page 3

Datasheet Details

Part number:

74AUP1T57

Manufacturer:

NXP ↗

File Size:

134.85 KB

Description:

Low-power configurable gate.

📁 Related Datasheet

74AUP1T50 Low-power buffer (nexperia)

74AUP1T57 Low-power configurable gate (nexperia)

74AUP1T58 Low-power Configurable Gate (NXP)

74AUP1T58 Low-power configurable gate (nexperia)

74AUP1T00 Low-power 2-input NAND gate (nexperia)

74AUP1T02 Low-power 2-input NOR gate (nexperia)

74AUP1T04 Low-power inverter (nexperia)

74AUP1T08 Low-power 2-input AND gate (nexperia)

TAGS

74AUP1T57 Low-power Configurable Gate NXP

74AUP1T57 Distributor