74LVC1G126 - Bus buffer/line driver

Product Overview

NXP

74LVC1G126 Bus buffer/line driver by NXP - Datasheet Preview — Datasheet preview – 74LVC1G126

Datasheet Details

Part number	74LVC1G126
Manufacturer	NXP
File Size	94.57 KB
Description	Bus buffer/line driver
Datasheet	74LVC1G126 Datasheet
Additional preview pages of the 74LVC1G126 datasheet.

Product details

Description

74LVC1G126 The 74LVC1G126 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.The input can be driven from either 3.3 V or 5 V devices.This feature allows the use of this device in a mixed 3.3 V and 5 V environment.This device is fully specified for partial power-down applications using Ioff.The Ioff circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.The 7

Features

Wide supply voltage range from 1.65 V to 5.5 V.
High noise immunity.
Complies with JEDEC standard:.
JESD8-7 (1.65 V to 1.95 V).
JESD8-5 (2.3 V to 2.7 V).
JESD8B/JESD36 (2.7 V to 3.6 V).
±24 mA output drive (VCC = 3.0 V).
CMOS low power consumption.
Latch-up performance exceeds 250 mA.
Direct interface with TTL levels.
Inputs accept voltages up to 5 V.
Multiple package options.
E.

📁 Similar Datasheet

74LVC1G126-Q100 - Bus buffer/line driver (nexperia)
74LVC1G123 - Single retriggerable monostable multivibrator (nexperia)
74LVC1G123-Q100 - Single retriggerable monostable multivibrator (nexperia)
74LVC1G125 - SINGLE BUFFER GATE (Diodes)
74LVC1G125-Q100 - Bus buffer/line driver (nexperia)
74LVC1G10 - SINGLE 3 INPUT POSITIVE NAND GATE (Diodes)
74LVC1G10-Q100 - Single 3-input NAND gate (nexperia)
74LVC1G11-Q100 - Single 3-input AND gate (nexperia)

Other Datasheets by NXP

74LVC1G11 - Single 3-input AND gate
74LVC1G14 - Single Schmitt-trigger inverter
74LVC1G17 - Single Schmitt-trigger buffer
74LVC1G175-Q100 - Single D-type flip-flop
74LVC1G18 - 1-of-2 non-inverting demultiplexer
74LVC1G19 - 1-of-2 decoder/demultiplexer

Published: Mar 22, 2005 |