Datasheet4U Logo Datasheet4U.com

CD40106BM - Hex Schmitt Trigger

This page provides the datasheet information for the CD40106BM, a member of the CD40106BCJ Hex Schmitt Trigger family.

Datasheet Summary

Description

The CD40106B Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors The positive and negative-going threshold voltages VTa and VTb show low variation with respect to temperature (typ 0 0005V C at VDD e 10V) and hystere

Features

  • Y Wide supply voltage range 3V to 15V Y High noise immunity Y Low power 0 7 VDD (typ ) Fan out of 2 driving 74L TTL compatibility or 1 driving 74LS Y Hysteresis 0 4 VDD (typ ) 0 2 VDD guaranteed Y Equivalent to MM54C14 MM74C14 Y Equivalent to MC14584B Connection Diagram Dual-In-Line Package Switching Time Waveforms Top View Schematic Diagram TL F 5985.
  • 2 tr e tf e 20 ns Order Number CD40106B TL F 5985.
  • 3 C1995 National Semiconductor Corporation TL F 5985 TL F.

📥 Download Datasheet

Datasheet preview – CD40106BM

📁 Similar Datasheet

  • CD40106BM - CMOS Hex Schmitt-Trigger Inverters (Texas Instruments)
  • CD40106BMS - CMOS Hex Schmitt Triggers (Intersil Corporation)
  • CD40106B - CMOS Hex Schmitt Triggers (RCA)
  • CD40106B - CMOS Hex Schmitt-Trigger Inverters (Texas Instruments)
  • CD40106BE - CMOS Hex Schmitt-Trigger Inverters (Texas Instruments)
  • CD40106BF - CMOS Hex Schmitt-Trigger Inverters (Texas Instruments)
  • CD40100B - CMOS 32-Stage Static Left/Right Shift Register (RCA)
  • CD40100BMS - CMOS 32-Stage Static Left/Right Shift Register (Intersil Corporation)
  • CD40101B - CMOS 9-Bit Parity Generator/Checker (RCA)
  • CD40101BMS - CMOS 9-Bit Parity Generator/Checker (Intersil)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
CD40106BM CD40106BC Hex Schmitt Trigger February 1988 CD40106BM CD40106BC Hex Schmitt Trigger General Description The CD40106B Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors The positive and negative-going threshold voltages VTa and VTb show low variation with respect to temperature (typ 0 0005V C at VDD e 10V) and hysteresis VTa b VTb t 0 2 VDD is guaranteed All inputs are protected from damage due to static discharge by diode clamps to VDD and VSS Features Y Wide supply voltage range 3V to 15V Y High noise immunity Y Low power 0 7 VDD (typ ) Fan out of 2 driving 74L TTL compatibility or 1 driving 74LS Y Hysteresis 0 4 VDD (typ ) 0 2 VDD guaranteed Y Equivalent to MM54C14 MM74C14 Y Equ
Published: |