DM74LS112A Datasheet (138.17 KB)
DM74LS112A
National Semiconductor
138.17 KB
Negative-edge-trigered master-slave j-k flip-flops.
www.datasheet4u.com
www.datasheet4u.com
www.datasheet4u.com
.
📁 Related Datasheet
DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
(Fairchild Semiconductor)
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000
DM74.
DM74LS11 - Triple 3-Input AND Gate
(Fairchild Semiconductor)
DM74LS11 Triple 3-Input AND Gate
August 1986 Revised March 2000
DM74LS11 Triple 3-Input AND Gate
General Description
This device contains three inde.
DM74LS11 - Triple 3-Input AND Gates
(National Semiconductor)
54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates
June 1989
54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates
General Description
This device contai.
DM74LS10 - Triple 3-Input NAND Gate
(Fairchild Semiconductor)
DM74LS10 Triple 3-Input NAND Gate
August 1986 Revised March 2000
DM74LS10 Triple 3-Input NAND Gate
General Description
This device contains three in.
DM74LS10 - Triple 3-Input NAND Gates
(National Semiconductor)
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates
June 1989
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates
General Description
This device cont.
DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
(National Semiconductor)
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
June 1989
DM54LS107A DM74LS107A .
DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop
(Fairchild Semiconductor)
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
June 1986 Revised March 2000
DM74LS109A Dual Pos.
DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops
(National Semiconductor)
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs
June 1989
54LS109 DM54LS109A D.
TAGS
Image Gallery
