DM74LS173A Datasheet, Register, National Semiconductor

DM74LS173A Features

• Register Y TRI-STATE outputs interface directly with system bus Y Gated output control lines for enabling or disabling the outputs Y Fully independent clock eliminates restrictions for oper- ati

PDF File Details

Part number:

DM74LS173A

Manufacturer:

National Semiconductor

File Size:

146.87kb

Download:

📄 Datasheet

Description:

4-bit d-type register. This four-bit register contains D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impeda

TAGS

DM74LS173A

National Semiconductor

📁 Related Datasheet

DM74LS174 - Hex/Quad D-Type Flip-Flops (Fairchild Semiconductor)
DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear August 1992 Revised April 2000 DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Cle.

DM74LS174 - Hex/Quad D Flip-Flops (National Semiconductor)
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear June 1989 54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM7.

DM74LS175 - Hex/Quad D Flip-Flops (National Semiconductor)
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear June 1989 54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM7.

DM74LS175 - Hex/Quad D-Type Flip-Flops (Fairchild Semiconductor)
DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear August 1992 Revised April 2000 DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Cle.

DM74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
DM74LS10 Triple 3-Input NAND Gate August 1986 Revised March 2000 DM74LS10 Triple 3-Input NAND Gate General Description This device contains three in.

DM74LS10 - Triple 3-Input NAND Gates (National Semiconductor)
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates June 1989 54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates General Description This device cont.

DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs June 1989 DM54LS107A DM74LS107A .

DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs June 1986 Revised March 2000 DM74LS109A Dual Pos.

DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.

DM74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
DM74LS11 Triple 3-Input AND Gate August 1986 Revised March 2000 DM74LS11 Triple 3-Input AND Gate General Description This device contains three inde.