Datasheet4U Logo Datasheet4U.com

DM74LS503 - 8-Bit Successive Approximation Register

The DM74LS503 by National Semiconductor is a 8-Bit Successive Approximation Register. Below is the official datasheet preview.

📥 Download Datasheet

Official preview page of the DM74LS503 8-Bit Successive Approximation Register datasheet (National Semiconductor).

DM74LS503 Product details

Description

The ’LS503 register is basically the same as the ’LS502 except that it has an active LOW Enable (E) input that is used in cascading two or more packages for longer word lengths A HIGH signal on E after a START operation forces Q7 HIGH and prevents the device from accepting serial data With the E input of an ’LS503 connected to the CC output of a preceding (more significant) device the ’LS503 will be inhibited until the preceding device is filled causing its CC output to go LOW This LOW signal th

Features

📁 DM74LS503 Similar Datasheet

  • DM74LS574 - Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • DM74LS00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • DM74LS03 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
  • DM74LS04 - Hex Inverting Gates (Fairchild Semiconductor)
  • DM74LS05 - Hex Inverters (Fairchild Semiconductor)
  • DM74LS08 - Quad 2-Input AND Gates (Fairchild Semiconductor)
  • DM74LS09 - Quad 2-Input AND Gates (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • DM74LS502 - 8-Bit Successive Approximation Register
  • DM74LS10 - Triple 3-Input NAND Gates
  • DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops
  • DM74LS11 - Triple 3-Input AND Gates
  • DM74LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS
Published: |