MM54HC245A Datasheet PDF (Octal TRI-STATE Transceiver)

MM54HC245A - Octal TRI-STATE Transceiver

Description

This TRI-STATE bidirectional buffer utilizes advanced silicon-gate CMOS technology and is intended for two-way asynchronous communication between data buses It has high drive current outputs which enable high speed operation even when driving large bus capacitances This circuit possesses the low pow

Features

Y Y Y Y Y Y Typical propagation delay 13 ns Wide power supply range 2.
6V Low quiescent current 80 mA maximum (74 HC) TRI-STATE outputs for connection to bus oriented systems High output drive 6 mA (minimum) Same as the ’645 Connection Diagram Dual-In-Line Package TL F 5165.
1 Top View Order Number MM54HC245A or MM74HC245A Truth Table Control Inputs G L L H DIR L H X B data to A bus A data to B bus Isolation Operation H e high level L e low level X e irrelevant TRI-STAT.

Datasheet Details

Part number	MM54HC245A
Manufacturer	National
File Size	127.34 KB
Description	Octal TRI-STATE Transceiver
Datasheet	MM54HC245A Datasheet
Additional preview pages of the MM54HC245A datasheet.

📁 Similar Datasheet

MM54HC00 - Quad 2-Input NAND Gate (National Semiconductor)

MM54HC112 - Dual J-K Flip-Flop (National Semiconductor)

MM54HC133 - 13-Input NAND Gate (National Semiconductor)

MM54HC147 - 10-to-4 Line Priority Encoder (National Semiconductor)

MM54HC148 - 8-3 Line Priority Encoder (National Semiconductor)

MM54HC160 - Synchronous Binary Counter (National Semiconductor)

MM54HC161 - Synchronous Binary Counter (National Semiconductor)

MM54HC162 - Synchronous Binary Counter (National Semiconductor)

MM54HC163 - Synchronous Binary Counter (National Semiconductor)

MM54HC174 - Hex D Flip-Flops (National Semiconductor)

Full PDF Text Transcription

Click to expand full text

MM54HC245A MM74HC245A Octal TRI-STATE Transceiver January 1988 MM54HC245A MM74HC245A Octal TRI-STATE Transceiver General Description This TRI-STATE bidirectional buffer utilizes advanced silicon-gate CMOS technology and is intended for two-way asynchronous communication between data buses It has high drive current outputs which enable high speed operation even when driving large bus capacitances This circuit possesses the low power consumption and high noise immunity usually associated with CMOS circuitry yet has speeds comparable to low power Schottky TTL circuits This device has an active low enable input G and a direction control input DIR When DIR is high data flows from the A inputs to the B outputs When DIR is low data flows from the B inputs to the A outputs The MM54HC245A MM74HC2

Published: May 9, 2005 |