MC100LVELT20 - LVTTL/LVCMOS to Differential LVPECL Translator

ON Semiconductor

MC100LVELT20 Datasheet Preview — Preview of MC100LVELT20 PDF

Datasheet Details

Part number	MC100LVELT20
Manufacturer	ON Semiconductor ↗
File Size	121.98 KB
Description	LVTTL/LVCMOS to Differential LVPECL Translator
Datasheet	MC100LVELT20_ONSemiconductor.pdf

MC100LVELT20 Product details

Description

The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL translator.Because PECL (Positive ECL) levels are used, only + 3.3 V and ground are required.The small outline SOIC 8 package and the single gate of the MC100LVELT20 makes it ideal for those applications where space, performance, and low power are at a premium.

Features

390 ps Typical Propagation Delay.
Maximum Input Clock Frequency > 0.8 GHz Typical.
Operating Range VCC = 3.0 V to 3.6 V with GND = 0 V.
PNP TTL Input for Minimal Loading.
Q Output will Default HIGH with Input Open.
These Devices are Pb-Free, Halogen Free and are RoHS Compliant www. onsemi. com 8 1 SOIC.
8 NB D SUFFIX CASE 751.
07.

📁 MC100LVELT20 Similar Datasheet

MC100LVEL01 - 4-Input OR/NOR (Motorola)
MC100LVEL11 - Low Voltage 1:2 Differential Fanout Buffer (Motorola)
MC100LVEL12 - Low Impedance Driver (Motorola)
MC100LVEL13 - Dual 1:3 Fanout Buffer (Motorola)
MC100LVEL14 - 1:5 Clock Distribution Chip (Motorola)
MC100LVEL16 - Differential Receiver (Motorola)
MC100LVEL17 - Low-Voltage Quad Differential Receiver (Motorola)
MC100LVEL29 - Dual Differential Data and Clock D Flip-Flop (Motorola)

Other Datasheets by ON Semiconductor

MC100LVELT22 - Translator
MC100LVELT23 - Dual Differential LVPECL to TTL Translator
MC100LVEL05 - 2-Input Differential AND/NAND
MC100LVEL30 - Triple D Flip-Flop
MC100LVEL31 - 3.3V ECL D Flip?Flop
MC100LVEL32 - 2 Divider

Published: Apr 19, 2007 |