Datasheet4U Logo Datasheet4U.com

MC14541B - Programmable Timer

Features

  • Available Outputs 28, 210, 213 or 216.
  • Increments on Positive Edge Clock Transitions.
  • Built.
  • in Low Power RC Oscillator (±2% accuracy over temperature range and ±20% supply and ±3% over processing at < 10 kHz).
  • Oscillator May Be Bypassed if External Clock Is Available (Apply external clock to Pin 3).
  • External Master Reset Totally Independent of Automatic Reset Operation.
  • Operates as 2n Frequency Divider or Single Transition Timer.

📥 Download Datasheet

Datasheet preview – MC14541B

Datasheet Details

Part number MC14541B
Manufacturer ON Semiconductor
File Size 152.06 KB
Description Programmable Timer
Datasheet download datasheet MC14541B Datasheet
Additional preview pages of the MC14541B datasheet.

📁 Similar Datasheet

  • MC145412 - Pulse/Tone Repertory Dialer Low Power SIilicon-Gate CMOS (Motorola)
  • MC145413 - Pulse/Tone Repertory Dialer Low Power SIilicon-Gate CMOS (Motorola)
  • MC145414 - DUAL TUNALBLE LOW PASS SAMPLED DATA FILTERS (Motorola)
  • MC145415 - Dual Tunable Linear Phase Low Pass Sampled Data Filters (Motorola Semiconductor)
  • MC145416 - Tone/Pulse dialler with 10-number memory plus 3 emergency numbers (Motorola)
  • MC145402 - Serial 13-Bit Linear Codec (Motorola)
  • MC145403 - DRIVER/RECEIVERS (Motorola)
  • MC145404 - DRIVER/RECEIVERS (Motorola)
  • MC145405 - DRIVER/RECEIVERS (Motorola)
  • MC145406 - EIA-232-D/V.28 driver/receiver (Philips)
Other Datasheets by ON Semiconductor
  • MC14543B - BCD-to-Seven Segment Latch/Decoder/Driver
  • MC14549B - Successive Approximation Registers
  • MC14503B - Hex Non-Inverting 3-State Buffer
  • MC14504B - Hex Level Shifter
  • MC14511B - BCD-To-Seven Segment Latch/Decoder/Driver
  • MC14512B - 8-Channel Data Selector
  • MC14513B - BCD-To-Seven Segment Latch/Decoder/Driver
  • MC14514B - 4-Bit Transparent Latch/4-to-16-Line Decoder

Full PDF Text Transcription

Click to expand full text
MC14541B Programmable Timer The MC14541B programmable timer consists of a 16−stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power−on reset circuit, and output control logic. Timing is initialized by turning on power, whereupon the power−on reset is enabled and initializes the counter, within the specified VDD range. With the power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. The 16−stage counter divides the oscillator frequency (fosc) with the nth stage frequency being fosc/2n.
Published: |