QL2003 Datasheet - QL

QL2003 - Low Cost and Flexibility

Pin TDI TRSTB TMS TCK TDO STM I/ACLK I/GCLK I I/O VCC GND Function Test Data In for JTAG Active low Reset for JTAG Test Mode Select for JTAG Test Clock for JTAG Test data out for JTAG Special Test Mode High-drive input and/or array network driver High-drive input and/or global network driver High-d.

www.DataSheet4U.com 3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS ® QL2003 Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance -Design tools produce fast, efficient Verilog/VHDL synthesis Speed, Density, Low Cost and Flexibility in One Device … 3,000 usable ASIC gates, 118 I/O pins -16-bit counter speeds exceeding 200 MHz -3,.

QL2003 Features

* -3.3V and 5.0V operation with low standby power -I/O pin-compatibility between different devices in the same packages -PCI compliant (at 5.0V), full speed 33 MHz implementations -High design security provided by security fuses QL2003 Block Diagram 192 Logic Cells 3-5 QL2003 PRODUCT SUMMARY The QL

QL2003_QL.pdf

QL2003 Datasheet Preview — Preview of QL2003 PDF

Datasheet Details

Part number:

QL2003

Manufacturer:

File Size:

236.38 KB

Description:

Low cost and flexibility.

QL2003 Distributor

📁 Related Datasheet

QL2007 QL2009 QL2009-0PB256C QL2009-0PB256I QL2009-0PF144C QL2009-0PF144I

📌 All Tags

QL2003 Low Cost and Flexibility QL