* of the product family HYB25DC256163CE and the ordering information. 1.1 Features
* Double data rate architecture: two data transfers per clock cycle
* Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
* DQS is
HYB25DC256163CE-6 Datasheet (677.92 KB)
HYB25DC256163CE-6
Qimonda
677.92 KB
256-mbit double-data-rate sgram.
HYB25DC256163CE-4 HYB25DC256163CE-5 HYB25DC256163CE-6 256-Mbit Double-Data-Rate SGRAM Green Product January 2007 Internet Data Sheet Rev. 1.1 Inter.
📁 Related Datasheet
HYB25DC256163CE-4 256-Mbit Double-Data-Rate SGRAM (Qimonda)
HYB25DC256163CE-5 256-Mbit Double-Data-Rate SGRAM (Qimonda)
HYB25DC256160C (HYB25DC256160C / HYB25DC256800C) 256M-Bit DDR SDRAM (Infineon Technologies Corporation)
HYB25DC256160CE 256 Mbit Double-Data-Rate SDRAM (Infineon)
HYB25DC256160CF 256 Mbit Double-Data-Rate SDRAM (Infineon)
HYB25DC256160CT 256 Mbit Double-Data-Rate SDRAM (Infineon)
HYB25DC256800C (HYB25DC256160C / HYB25DC256800C) 256M-Bit DDR SDRAM (Infineon Technologies Corporation)
HYB25DC256800CE 256 Mbit Double-Data-Rate SDRAM (Infineon)
HYB25DC256800CF 256 Mbit Double-Data-Rate SDRAM (Infineon)
HYB25DC128160C (HYB25DC128160C / HYB25DC128800C) 128M-Bit DDR SDRAM (Infineon Technologies Corporation)
