Datasheet4U Logo Datasheet4U.com

8S89833 Datasheet - Renesas

8S89833 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination

The 8S89833 is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer with Internal Termination. The 8S89833 is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally .

8S89833 Features

* Four differential LVDS outputs

* IN, nIN input pair can accept the following differential input levels: LVPECL, LVDS, CML

* Output frequency: 2GHz

* Cycle-to-cycle jitter, RMS: 3.5ps (maximum)

* Additive phase jitter, RMS: 0.03ps (typical)

* Output s

8S89833-Renesas.pdf

Preview of 8S89833 PDF
8S89833 Datasheet Preview Page 2 8S89833 Datasheet Preview Page 3

Datasheet Details

Part number:

8S89833

Manufacturer:

Renesas ↗

File Size:

632.39 KB

Description:

1-to-4 differential-to-lvds fanout buffer w/internal termination.

📁 Related Datasheet

8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer (IDT)

8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer (Renesas)

8S89832I 1-to-4 Differential-to-LVDS Fanout Buffer (Renesas)

8S89832I 1-to-4 Differential-to-LVDS Fanout Buffer (IDT)

8S89833 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination (IDT)

8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer (IDT)

8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer (Renesas)

8S89296 LVDS Programmable Delay Line (Renesas)

TAGS

8S89833 8S89833 1-To-4 Differential-To-LVDS Fanout Buffer Internal Termination Renesas

8S89833 Distributor