Datasheet4U Logo Datasheet4U.com

8SLVD1212 Datasheet - Renesas

8SLVD1212, LVDS fanout buffer

1:12, LVDS Output Fanout 8SLVD1212 Datasheet .
The 8SLVD1212 is a high-performance differential LVDS fanout buffer.
 datasheet Preview Page 1 from Datasheet4u.com

8SLVD1212-Renesas.pdf

Preview of 8SLVD1212 PDF

Datasheet Details

Part number:

8SLVD1212

Manufacturer:

Renesas ↗

File Size:

2.06 MB

Description:

LVDS fanout buffer

Features

* ▪ Twelve low skew, low additive jitter LVDS output pairs ▪ Two selectable, differential clock input pairs ▪ Differential PCLK, nPCLK pairs can accept the following differential input levels: LVDS, LVPECL, CML ▪ Maximum input clock frequency: 2GHz (maximum) ▪ LVCMOS/LVTTL interface levels for the con

Applications

* that demand well-defined performance and repeatability. Two selectable differential inputs and twelve low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The 8SLVD1212 is optimized for low power consumption and

8SLVD1212 Distributors

📁 Related Datasheet

📌 All Tags

Renesas 8SLVD1212-like datasheet