Datasheet4U Logo Datasheet4U.com

HD74ALVCH16269 - 12-bit to 24-bit Registered Bus Transceivers

Datasheet Summary

Description

The HD74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port.

The device is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors.

📥 Download Datasheet

Datasheet preview – HD74ALVCH16269

Datasheet Details

Part number HD74ALVCH16269
Manufacturer Renesas
File Size 240.03 KB
Description 12-bit to 24-bit Registered Bus Transceivers
Datasheet download datasheet HD74ALVCH16269 Datasheet
Additional preview pages of the HD74ALVCH16269 datasheet.

📁 Similar Datasheet

  • HD74ALVCH16269 - 12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16260 - 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162260 - 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162270 - 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162334 - 16-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162373 - 16-bit Transparent D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162374 - 16-bit Edge triggered D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16245 - 16-bit Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74ALVCH16269 12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs REJ03D0046-0200Z (Previous ADE-205-136(Z)) Rev.2.00 Oct.02.2003 Description The HD74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. Data is stored in the internal B port registers on the low to high transition of the clock (CLK) input when the appropriate clock enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B to A direction, a single storage register is provided.
Published: |