HD74HC4017 Datasheet PDF - Renesas Decade Counter / Divider Specs

HD74HC4017 - Decade Counter / Divider

Datasheet Summary

Description

The HD74HC4017 is a 5-stage divide-by-10 Johnson counter with ten decoded outputs and a carry-out bit.

High-speed operation and spike-free outputs are obtained by use of the Johnson decade counter configuration.

Features

High Speed Operation.
High Output Current: Fanout of 10 LSTTL Loads.
Wide Operating Voltage: VCC = 2 to 6 V.
Low Inpu.

Datasheet Details

Part number	HD74HC4017
Manufacturer	Renesas
File Size	285.65 KB
Description	Decade Counter / Divider
Datasheet	HD74HC4017 Datasheet
Additional preview pages of the HD74HC4017 datasheet.

📁 Similar Datasheet

HD74HC4017 - Decade Counter/Divider (Hitachi Semiconductor)

HD74HC4020 - 14-stage Binary Counter (Hitachi Semiconductor)

HD74HC4022 - Octal Counters/Dividers (Hitachi Semiconductor)

HD74HC4024 - 7-stage Binary Counter (Hitachi Semiconductor)

HD74HC4040 - 12-stage Binary Counter (Hitachi Semiconductor)

HD74HC4051 - 8-Channel Analog Multiplexer/Demultiplexer (Hitachi Semiconductor)

HD74HC4052 - Analog Multiplexers/Demultiplexers (Hitachi Semiconductor)

HD74HC4053 - Analog Multiplexers/Demultiplexers (Hitachi Semiconductor)

HD74HC4060 - 14-stage Binary Counter (Hitachi Semiconductor)

HD74HC4066 - Quad Analog Switches/Quad Multiplexers (Hitachi Semiconductor)

Full PDF Text Transcription

Click to expand full text

HD74HC4017 Decade Counter / Divider REJ03D0644-0200 (Previous ADE-205-530) Rev.2.00 Mar 30, 2006 Description The HD74HC4017 is a 5-stage divide-by-10 Johnson counter with ten decoded outputs and a carry-out bit. High-speed operation and spike-free outputs are obtained by use of the Johnson decade counter configuration. The ten decoded outputs are normally low and go high only at their respective decimal time periods. A high signal on Reset R asynchronously clears the decade counter and sets the carry output and Y0 high. With CE low, the count is advanced on a low-to-high transition at C input. Alternatively, if C is high, the count is advanced on a high-to-low transition at CE. Each decoded output remains high for one full clock cycle.

Published: Dec 4, 2017 |