Datasheet4U Logo Datasheet4U.com

HD74HC4040 - 12-stage Binary Counter

Datasheet Summary

Description

The HD74HC4040 is a 12-stage counter.

This device is incremented on the falling edge (negative transition) of the input clock, and all its output is reset to a low level by applying a logical high on its reset input.

Features

  • High Speed Operation: tpd (Clock to Q1) = 15 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC4040P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC4040FPEL SOP-16 pin (JEITA) PRSP00.

📥 Download Datasheet

Datasheet preview – HD74HC4040

Datasheet Details

Part number HD74HC4040
Manufacturer Renesas
File Size 85.08 KB
Description 12-stage Binary Counter
Datasheet download datasheet HD74HC4040 Datasheet
Additional preview pages of the HD74HC4040 datasheet.

📁 Similar Datasheet

  • HD74HC4040 - 12-stage Binary Counter (Hitachi Semiconductor)
  • HD74HC4017 - Decade Counter/Divider (Hitachi Semiconductor)
  • HD74HC4020 - 14-stage Binary Counter (Hitachi Semiconductor)
  • HD74HC4022 - Octal Counters/Dividers (Hitachi Semiconductor)
  • HD74HC4024 - 7-stage Binary Counter (Hitachi Semiconductor)
  • HD74HC4051 - 8-Channel Analog Multiplexer/Demultiplexer (Hitachi Semiconductor)
  • HD74HC4052 - Analog Multiplexers/Demultiplexers (Hitachi Semiconductor)
  • HD74HC4053 - Analog Multiplexers/Demultiplexers (Hitachi Semiconductor)
  • HD74HC4060 - 14-stage Binary Counter (Hitachi Semiconductor)
  • HD74HC4066 - Quad Analog Switches/Quad Multiplexers (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC4040 12-stage Binary Counter REJ03D0647-0200 (Previous ADE-205-534) Rev.2.00 Mar 30, 2006 Description The HD74HC4040 is a 12-stage counter. This device is incremented on the falling edge (negative transition) of the input clock, and all its output is reset to a low level by applying a logical high on its reset input.
Published: |