Datasheet4U Logo Datasheet4U.com

HD74LV245A - Octal Bus Transceivers

Datasheet Summary

Description

The HD74LV245A has eight buffers with three-state outputs in a 20-pin package.

When DIR is high, data is transferred from the A inputs to the B outputs, and when DIR is low, data is transferred from the B inputs to the A outputs.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VO (Max. ) = 5.5 V (@VCC = 0 V).
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C).
  • Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V) Ordering Information Part Name Package Type P.

📥 Download Datasheet

Datasheet preview – HD74LV245A

Datasheet Details

Part number HD74LV245A
Manufacturer Renesas
File Size 80.62 KB
Description Octal Bus Transceivers
Datasheet download datasheet HD74LV245A Datasheet
Additional preview pages of the HD74LV245A datasheet.

📁 Similar Datasheet

  • HD74LV245A - Octal Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV240A - Octal Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV244A - Octal Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV20A - Dual 4-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LV21A - Dual 4-input Positive AND Gates (Hitachi Semiconductor)
  • HD74LV221A - Dual Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LV273A - Octal D-type Flip-Flops with Clear (Hitachi Semiconductor)
  • HD74LV27A - Triple 3-input Positive NOR Gates (Hitachi Semiconductor)
  • HD74LV2G00A - Dual 2-input NAND Gates (Renesas Technology)
  • HD74LV2G02A - Dual 2-input NOR Gates (Renesas Technology)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LV245A Octal Bus Transceivers with 3-state Outputs REJ03D0329–0300Z (Previous ADE-205-247A (Z)) Rev.3.00 Jun. 24, 2004 Description The HD74LV245A has eight buffers with three-state outputs in a 20-pin package. When DIR is high, data is transferred from the A inputs to the B outputs, and when DIR is low, data is transferred from the B inputs to the A outputs. The A and B buses are separated by making the enable input (OE) high level. Low-voltage operation is suitable for battery-powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • VCC = 2.0 V to 5.5 V operation • All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) • All outputs VO (Max.) = 5.5 V (@VCC = 0 V) • Typical VOL ground bounce < 0.8 V (@VCC = 3.
Published: |