R5F1176A - MCU

Renesas

Datasheet Details

Ultra-low power consumption technology.
VDD = 1.6 V to 3.6 V.
HALT mode.
STOP mode.
SNOOZE mode RL78 CPU core.
CISC architecture with 3-stage pipeline.
Minimum instruction execution time: Can be changed from high speed (0.04167 μs: @ 24 MHz operation with high-speed on-chip oscillator) to ultra-low speed (66.6 μs: @ 15 kHz operation with low-speed on-chip oscillator clock).
Multiply/divide/multiply & accumulate instructions are suppo.

📁 R5F1176A Similar Datasheet

R5F10xxxxxx - Combines Multi-channel 12-Bit A/D Converter (Renesas Technology)
R5F211A1DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A1DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A1SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2NP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

Other Datasheets by Renesas

Published: Apr 28, 2016 |