M36L0T7050 - 128Mbit (Multiple Bank / Multi-Level / Burst) Flash Memory 32Mbit (2M x16) PSRAM
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
4 Figure 2.
Logic Diagram .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
4 Table 1.
Signal Names .
.
.
.
.
.
.
.
M36L0T7050 Features
* SUMMARY MULTI-CHIP PACKAGE
* 1 die of 128Mbit (8Mx16, Multiple Bank, Multi-level, Burst) Flash Memory
* 1 die of 32Mbit (2Mx16) Pseudo SRAM
* SUPPLY VOLTAGE
* VDDF = 1.7 to 2V
* VDDP = VDDQ = 2.7 to 3.3V
* VPP = 9V for fast program (12V tolerant)
* ELE
