M48Z02 - 16 Kbit (2 Kb x 8) ZEROPOWER SRAM
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
5 2 Operation modes .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
7 2.1 READ mode .
.
.
.
.
.
.
.
.
.
.
.
M48Z02 Features
* Integrated, ultra low power SRAM and powerfail control circuit
* Unlimited WRITE cycles
* READ cycle time equals WRITE cycle time
* Automatic power-fail chip deselect and WRITE protection
* WRITE protect voltages (VPFD = power-fail deselect voltage):
* M48Z02: VCC= 4.75
