* priority encoding of the inputs to ensure that only the highest order data line is encoded. Nine input lines are encoded to a four line BCD output. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at high logic level. All data input and o
M74HC147 Datasheet (241.83 KB)
M74HC147
241.83 KB
10 to 4 line priority encoder.
M54HC147 M74HC147
10 TO 4 LINE PRIORITY ENCODER
. . . . . . . .
HIGH SPEED tPD = 15 ns (TYP.) at VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) a.
📁 Related Datasheet
M74HC14 HEX SCHMITT INVERTER (ST Microelectronics)
M74HC148 8 TO 3 LINE PRIORITY ENCODER (STMicroelectronics)
M74HC10 TRIPLE 3-INPUT NAND GATE (ST Microelectronics)
M74HC107 DUAL J-K FLIP FLOP (ST Microelectronics)
M74HC109 DUAL J-K FLIP FLOP (STMicroelectronics)
M74HC11 TRIPLE 3-INPUT AND GATE (ST Microelectronics)
M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR (ST Microelectronics)
M74HC113 DUAL J-K FLIP FLOP WITH PRESET (ST Microelectronics)
M74HC123 DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (STMicroelectronics)
M74HC125 QUAD BUS BUFFER (STMicroelectronics)
