Datasheet4U Logo Datasheet4U.com

HCC40105B - FIFO REGISTER

Datasheet Summary

Description

READY) indicates if the FIFO contains data.

As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

Features

  • R RESET (MR) sets all the control logic marker bits to ”0”. DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. 8/12 HCC/HCF40105B Plastic DIP14.

📥 Download Datasheet

Datasheet preview – HCC40105B

Datasheet Details

Part number HCC40105B
Manufacturer STMicroelectronics
File Size 260.50 KB
Description FIFO REGISTER
Datasheet download datasheet HCC40105B Datasheet
Additional preview pages of the HCC40105B datasheet.

📁 Similar Datasheet

  • HCC1000 - Hi-Reliability RAD Capable Optoisolator (TT)
  • HCC1001 - Hi-Reliability RAD Capable Optoisolator (TT)
  • HCC1002 - Hi-Reliability RAD Capable Optoisolator (TT)
  • HCC1210Bxxxx - Multilayer Ceramic Chip Capacitors (Holy Stone Enterprise)
  • HCC240 - (HCC240 / HCC242) Surface Mount Optically Coupled Isolator (OPTEK Technologies)
  • HCC242 - (HCC240 / HCC242) Surface Mount Optically Coupled Isolator (OPTEK Technologies)
  • HCC640 - Surface Mount Optically Coupled Isolator (OPTEK Technologies)
  • HCC640B - Surface Mount Optically Coupled Isolator (OPTEK Technologies)
Other Datasheets by STMicroelectronics
  • HCC40100B - 32-STAGE STATIC LEFT/RIGHT SHIFT REGISTER
  • HCC40101B - 9-BIT PARITY GENERATOR/CHECKER
  • HCC40102B - 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
  • HCC40104B - 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
  • HCC40106B - Rad-hard hex Schmitt trigger
  • HCC40107B - DUAL 2-INPUT NAND BUFFER/DRIVER
  • HCC40108B - 4 x 4 MULTIPORT REGISTER
  • HCC40109B - Rad-hard quad lowto-high voltage level shifter

Full PDF Text Transcription

Click to expand full text
HCC40105B HCF40105B FIFO REGISTER . . . . . . . . . . . INDEPENDENT ASYNCHRONOUS INPUTS AND OUTPUTS 3-STATE OUTPUTS EXPANDABLE IN EITHER DIRECTION STATUS INDICATORS ON INPUT AND OUTPUT RESET CAPABILITY STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED AT 20V FOR HCC DEVICE 5V, 10V, AND 15V PARAMETRIC RATINGS INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No 13A, ”STANDARD SPECIFICATIONS FOR DESCRIPTION OF ”B” SERIES CMOS DEVICES” READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.
Published: |