* ORGANIZATION - 256 X 1
* ADDRESS ACCESS TIME: S54S200/201/301 - 70ns MAXI MUM N74S200/201/301 - 50 ns MAXIMUM
* WRITE CYCLE TIME: S54S200/201/301 - 60ns MAXIMUM N74S200/201/301 - 50ns MAXI MUM
* POWER DISSIPATION - 1.5mW/BIT TYPICAL
* INPUT LOADING: S54S200/
54S301
Signetics
194.58 KB
Ttl 256 x 1 ram.
SiI-!nInnIet-lc'S TTL 256x1 RAM (54/74S200/201 TRI-STATE)554411~44SS220010 (54/74S301 OPEN COLLECTOR) I' 54/74S301 - - - - - - - - - - - - - - - - -.
📁 Related Datasheet
54S32 Quadruple 2-Input Positive-OR Gates (Texas Instruments)
54S04 HEX INVERTING GATES (National Semiconductor)
54S08 Quad 2-Input AND Gates (National Semiconductor)
54S08 Quadruple 2-Input Positive-AND Gates (Texas Instruments)
54S10 STTL type three 3-input NAND gate (TW)
54S112 STTL double-J-K flip-flop (TW)
RH035047 STTL type 3-to-8 line decoder/demodulator (BDTIC)
54S15 STTL type three 3-input AND gate (TW)
54S161 Synchronous 4-Bit Binary Counters (National Semiconductor)
54S163 Synchronous 4-Bit Binary Counters (National Semiconductor)
