CY2SSTV16859 Datasheet, Buffer, SpectraLinear

CY2SSTV16859 Features

• Buffer
• Differential clock inputs up to 280 MHz
• Supports LVTTL switching levels on the RESET# pin
• Output drivers have controlled edge rates, so no external resisto

PDF File Details

Part number:

CY2SSTV16859

Manufacturer:

SpectraLinear

File Size:

170.22kb

Download:

📄 Datasheet

Description:

13-bit to 26-bit registered buffer. This 13-bit to 26-bit registered buffer is designed for 2.3V to 2.7 VDD operations. All inputs are compatible with the JEDEC Standard

TAGS

CY2SSTV16859

SpectraLinear

📁 Related Datasheet

CY2SSTV16857 - 14-Bit Regstered Buffer (SpectraLinear)
CY2SSTV16857 14-Bit Registered Buffer PC2700-/PC3200-Compliant Features • Differential Clock Inputs up to 280 MHz • Supports LVTTL switching levels on.

CY2SSTV16857 - 14-Bit Registered Buffer (Cypress Semiconductor)
CY2SSTV16857 14-Bit Registered Buffer PC2700-/PC3200-Compliant Features • Differential Clock Inputs up to 280 MHz • Supports LVTTL switching levels o.

CY2SSTV16859 - 13-Bit to 26-Bit Registered Buffer PC2700-/PC3200-Compliant (Cypress Semiconductor)
.. CY2SSTV16859 13-Bit to 26-Bit Registered Buffer PC2700-/PC3200-Compliant Features • Differential clock inputs up to 280 MHz • Su.

CY2SSTV850 - Differential Clock Buffer/Driver (Cypress Semiconductor)
STV850 CY2SSTV850 Differential Clock Buffer/Driver Features • Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM application.

CY2SSTV850 - Differential Clock Buffer/Driver (Silicon Laboratories)
CY2SSTV850 Differential Clock Buffer/Driver Features • Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications • 1:10.

CY2SSTV855 - Differential Clock Buffer/Driver (Silicon Laboratories)
CY2SSTV855 Differential Clock Buffer/Driver Features • Phase-locked loop (PLL) clock distribution for Double Data Rate Synchronous DRAM applications .

CY2SSTV855 - Differential Clock Buffer/Driver (Cypress Semiconductor)
.. CY2SSTV855 Differential Clock Buffer/Driver Features • Phase-locked loop (PLL) clock distribution for Double Data Rate Synchrono.

CY2SSTV857-27 - Differential Clock Buffer/Driver DDR333/PC2700-Compliant (Silicon Laboratories)
CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant Features • Operating frequency: 60 MHz to 200 MHz • Supports 266, 333 MHz DDR .

CY2SSTV857-27 - Differential Clock Buffer/Driver DDR333/PC2700-Compliant (Cypress Semiconductor)
CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant Features • Operating frequency: 60 MHz to 200 MHz • Supports 266, 333-MHz DDR .

CY2SSTV857-32 - Differential Clock Buffer/Driver DDR400/PC3200-Compliant (Silicon Laboratories)
CY2SSTV857-32 Differential Clock Buffer/Driver DDR400/PC3200-Compliant Features • Operating frequency: 60 MHz to 230 MHz • Supports 400 MHz DDR SDRAM.