TC74AC112F Datasheet - Toshiba Semiconductor

TC74AC112F Dual J-K Flip-Flop

TC74AC112P/F TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC112P, TC74AC112F Dual J-K Flip Flop with Preset and Clear The TC74AC112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. In accordance with the logic level given J and K input this device changes state on negative.

TC74AC112F Features

* High speed: fmax = 170 MHz (typ.) at VCC = 5 V

* Low power dissipation: ICC = 4 μA (max) at Ta = 25°C

* High noise immunity: VNIH = VNIL = 28% VCC (min)

* Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines.

TC74AC112F Datasheet (284.58 KB)